

(4)

Report KSC-TR-88-001

TECHNICAL PROGRESS REPORT NUMBER 1

Kendall Preston, Jr.
Kensal Consulting
Building 36
5701 E. Glenn Street
Tucson, AZ 85712

15 November 1988

Progress Report for First Month
N00014-88-C-0717

Distribution:

<u>Addressee</u>	<u>Code</u>	<u>Number of Copies</u>
Scientific Officer	N001	1
Administrative Contracting Officer	S0302A	1
Director, Naval Research Laboratory ATTN: Code 2627 Washington, D. C. 20375	N00173	1
Defense Technical Information Center Building 5, Cameron Station Alexandria, VA 22314	S47031	12
Strategic Defense Initiative Organization ATTN: T/IS The Pentagon Washington, D. C. 20301-7100	SDIO84	1

Prepared for
OFFICE OF NAVAL RESEARCH
Department of the Navy
800 North Quincy Street
Arlington, VA 22217

Scientific Officer
Office of Naval Research
Attn: Dr. Keith Bromley
800 North Quincy Street
Arlington, VA 22217-5000

This document has been approved
for public release and endo it is
hereby made available.

DTIC
ELECTED
MAY 18 1989
S E D

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE

REPORT DOCUMENTATION PAGE

1a. REPORT SECURITY CLASSIFICATION Unclassified		1b. RESTRICTIVE MARKINGS			
2a. SECURITY CLASSIFICATION AUTHORITY		3. DISTRIBUTION/AVAILABILITY OF REPORT Unlimited			
2b. DECLASSIFICATION/DOWNGRADING SCHEDULE					
4. PERFORMING ORGANIZATION REPORT NUMBER(S) KSC-TR-88-001		5. MONITORING ORGANIZATION REPORT NUMBER(S) 0001AA			
6a. NAME OF PERFORMING ORGANIZATION Kensal Consulting	6b. OFFICE SYMBOL (if applicable) OD9C9	7a. NAME OF MONITORING ORGANIZATION Office of Naval Research			
6c. ADDRESS (City, State, and ZIP Code) Building 36, 5701 E. Glenn St. Tucson, AZ 85712		7b. ADDRESS (City, State, and ZIP Code) 800 North Quincy St. Arlington, VA 22217-5000			
Ba. NAME OF FUNDING/SPONSORING ORGANIZATION	Bb. OFFICE SYMBOL (if applicable)	9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER N00014-88-C-0717			
Bc. ADDRESS (City, State, and ZIP Code)		10. SOURCE OF FUNDING NUMBERS			
		PROGRAM ELEMENT NO. SDIO-W	PROJECT NO. None	TASK NO. None	WORK UNIT ACCESSION NO. None
11. TITLE (Include Security Classification) Technical Progress Report Number 1					
12. PERSONAL AUTHOR(S) Kendall Preston Jr.					
13a. TYPE OF REPORT Progress	13b. TIME COVERED FROM 88OCT01 TO 88OCT31	14. DATE OF REPORT (Year, Month, Day) 88NOV15		15. PAGE COUNT 7	
16. SUPPLEMENTARY NOTATION					
17. COSATI CODES		18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) Target Detection, Cellular Automaton, Infrared, Signal Processing			
FIELD 17	GROUP 11	SUB-GROUP None			
17	05	01			
19. ABSTRACT (Continue on reverse if necessary and identify by block number) This project on subpixel target detection relates to research in the optimization of three-dimensional computing structures for use in target detection and to research in the reduction of an optimum computing to an efficiently-designed silicon chip. Work reported here concentrated on studies on optimizing the design of a two-dimensional cellular automaton. Our conclusion was that, for typical subpixel target detection tasks where values of the number of processing cycles is small, there is an optimum size for the triply redundant memories when values of the data window being processed are significantly smaller than the data field. This is an unexpected result and will have significant impact on further design studies.					
20. DISTRIBUTION/AVAILABILITY OF ABSTRACT <input checked="" type="checkbox"/> UNCLASSIFIED/UNLIMITED <input type="checkbox"/> SAME AS RPT <input type="checkbox"/> DTIC USERS			21. ABSTRACT SECURITY CLASSIFICATION Unclassified		
22a. NAME OF RESPONSIBLE INDIVIDUAL Keith Bromley			22b. TELEPHONE (Include Area Code) 619-553-2535		22c. OFFICE SYMBOL 7601T

UNCLASSIFIED

TECHNICAL PROGRESS REPORT

NUMBER 1

Topic Number: SDIO 88-10

Accession for	
NTIS GRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution/ _____	
Availability Codes	
Dist	Avail and/or Special
A-1	

Title: Three Dimensional Cellular Automata for Subpixel Target Detection

Contract Number: N00014-88-C-0717



From: Kensal Consulting, Tucson, Arizona (Code: N00014)

To: Dr. Keith Bromley, NOSC, San Diego (Code: 0D9C9)

Project Description:

This project on subpixel target detection relates to research in the optimization of three-dimensional computing structures for use in target detection and to research in the reduction of an optimum computing structure to an efficiently-designed silicon chip.

Technical Progress:

Work commenced during October and concentrated on studies on optimizing the design of cellular automata for subpixel target detection. Before approaching the more complex three-dimensional automaton, the two-dimensional automaton for subpixel target detection was studied. Assuming the Logical Transform Image Processor structure patented by Preston (US patent 4,641,351, 3 February 1987) in a two-dimensional format using a square processing window with 32 processing elements, the following equation can be written:

$$\text{TIME}/\text{WINDOW} = (W^2/32)t_c$$

where $W \times W$ is the size of the data window being processed, t is the clock cycle time, and c is the number of processing cycles required.

The number of windows to be processed are given by:

$$\text{WINDOW} = S^2/(W-b)^2$$

where $S \times S$ is the size of the total data window and b is the border overlap region.
(Normally $b = c$.)

Thus the processing rate in terms of the total task per unit time is simply

$$\text{RATE} = (W-2b)^2/S^2(W^2/32)tc$$


In reducing such a system to silicon we are interested in the task rate per device. There are two major consumers of devices, namely, the multiply redundant window memories and the lookup tables. For a planar processor with 32 processing elements, the number of devices in the lookup tables is simply $32d_2$ where d_2 is the number of devices in the 32 lookup tables. Assuming 4 gates per cell, d_2 is equal to 2048. Let d_1 be the number of gates per cell in the triply redundant window memories and set it equal to 4. Under these assumptions we have plotted the task rate per device under three conditions, namely, $b=c=2$, $b=c=4$, and $b=c=8$. These graphs are attached, based on the further assumption that $t=$ one microsecond and the value for S is 512. It is clear from the attached graphs that for $b=c=4$ and $b=c=3$, there is an optimum value of W which is significantly smaller than S . This maximum value increases as the value of b and c increases while other parameters are held constant. Furthermore, as expected, the task rate at optimum W decreases (due to the increasing value of b and c).

Our conclusion is that, for typical subpixel target detection tasks where values of b and c are small, there is an optimum size for the triply redundant memories in a two-dimension automaton for values of W significantly smaller than S . This is an unexpected result and will have significant impact on further design studies.


Plans for November 1988:

Based on the above discoveries, and still based on two-dimensional cellular automata computing structures, we will investigate design optimization for non-rectangular windows. We will also normalize task rate by introducing the new independent variable given by pixel rate.

PHP CELLULAR WINDOW PROCESSOR



PHP CELLULAR WINDOW PROCESSOR



PHP CELLULAR WINDOW PROCESSOR

